High-order continuous-time incremental ΣΔ ADC for multi-channel applications
نویسندگان
چکیده
A novel high-order single-loop incremental sigmadelta ADC for multi-channel applications is proposed. Highorder continuous-time architectures are explored using a 3rd order single-bit modulator as a test-case. The performance of the proposed architecture, taking into account critical nonidealities, is analyzed and its advantages and issues are discussed. Behavioral simulations show a key advantage regarding the integrators’ gain-bandwidth requirement of the proposed ADC compared to discrete-time counterparts. This advantage leads to possible low power solutions for multi-channel applications.
منابع مشابه
A Low-Power CT Incremental 3rd Order ΣΔ ADC for Biosensor Applications
This paper proposes a 3rd order single-loop continuous-time incremental sigma-delta analogue-to-digital converter (ADC) for time-multiplexed signals. Incremental sigmadelta modulation is used to address medium to high resolution requirements of multi-channel applications, while a 3rd order continuous-time implementation is investigated as an alternative for low-power solutions. A prototype of t...
متن کاملTwo-step continuous-time incremental sigma-delta ADC
A two-step continuous-time (CT) incremental sigma-delta (ΣΔ) ADC, which enhances the performance of conventional CT incremental ΣΔ ADCs, is proposed. By pipelining two second-order CT incremental ΣΔ ADCs, the proposed two-step architecture can achieve high resolution without sacrificing the conversion rate. Compared to other alternatives, the two-step CT incremental ΣΔ ADC exhibits the freedom ...
متن کاملChip Design of a Low-Voltage Wideband Continuous-Time Sigma-Delta Modulator with DWA Technology for WiMAX Applications
This paper presents the design and experimental results of a continuous-time (CT) sigma-delta (ΣΔ) modulator with data-weighted average (DWA) technology for WiMAX applications. The proposed modulator comprises a third-order active RC loop filter, internal quantizer operating at 160 MHz and three DAC circuits. A multi-bit quantizer is used to increase resolution and multi-bit non-return-to-zero ...
متن کاملImplementation of High Resolution and Power Efficient ∑∆ Adc Using Pipeline Configuration Technique
A high resolution analog to digital converter (ADC) is presented and it’s dedicated to neural recording systems. By employing two continuous time incremental sigmadelta(I∑∆) ADC in a pipeline configuration, without sacrificing the conversion rate the proposed ADC can obtain high resolution. This two-step architecture is furthermore power efficient, as the resolution need for the incremental ADC...
متن کاملA new two-step ΣΔ architecture column-parallel ADC for CMOS image sensor
The demand for high resolution CMOS image sensors (CIS) is rising. Analog-to-digital converters (ADC) represent one of the major bottleneck of CIS. One of the candidates to overcome the existing limits is the column-parallel ADC. Column-parallel extended counting ADCs (EC-ADC) are able to reach high resolution thanks to their two-step conversion. However the EC-ADC area increases due to the two...
متن کامل